



800G QSFPDD DR8 500m Silicon Photonics Transceiver Module FUL-800P4M50C

Features

- QSFPDD MSA and CMIS compliant
- 8x106.25Gbps(53.125GBd PAM4)electrical interface
- 8x106.25Gbps(53.125GBd PAM4)optics architecture
- Power consumption <18.5W
- Maximum link length of 500m G.652 SMF with KP-FEC
- MPO-16 receptacles
- Built-in digital diagnostic functions
- Operating case temperature 0°C to +70°C
- 3.3V power supply voltage
- RoHS compliant(lead free)

Applications

- 800GBASE-DR8
- Data center network

Description

The FIBERSTAMP FUL-800P4M50C is a transceiver module designed for 500m optical communication applications, and it is compliant to QSFPDD MSA, IEEE 802.3 protocol. The silicon photonics transceiver is based on a new state-of-the-art silicon photonics (SiPh) platform. It uses SiPh chips that integrate a number of active and passive optoelectronic components, 3D packaging technology and 7nm DSP chips. It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.






Figure 1. Module Block Diagram





Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-40	85	°C
Case Operating Temperature	Тор	0	70	°C
Humidity(non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Тса	0		70	°C
Data Rate Per Lane	fd		106.25		Gbit/s
Humidity	Rh	5		85	%
Power Dissipation	Pm			18.5	W

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔVin	400		900	mVp-p
Differential output voltage amplitude	ΔVout			850	mVp-p
Bit Error Rate	BER			2.4E-4	-
Input Logic Level High	VIH	2.0		V _{cc}	V
Input Logic Level Low	V _{IL}	0		0.8	V
Output Logic Level High	V _{OH}	V _{cc} -0.5		V _{cc}	V
Output Logic Level Low	V _{OL}	0		0.4	V

Note:

- 1) BER=2.4E-4; PRBS31Q@53.125GBd. Pre-FEC
- 2) Differential input voltage amplitude is measured between TxnP and TxnN.
- 3) Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes
		Transmitte	er			
Centre Wavelength	λc	1304.5		1317.5	nm	-
Side-mode suppression ratio	SMSR	30	-		dB	-
Average launch power, each lane	Pout	-2.9	-	4.0	dBm	-







Optical Modulation						
Amplitude(OMA outer), each	OMA	-0.8	-	4.2	dBm	-
lane						
Transmitter and dispersion eye						
closure for PAM4	TDECQ			3.4	dB	
(TDECQ),each lane						
Extinction Ratio	ER	3.5	-	-	dB	-
Average launch power of				-15	dB	_
OFF transmitter, each lane				-10		
		Receiver				
Centre Wavelength	λc	1304.5		1317.5	nm	-
Receiver Sensitivity in OMA	5.7				15	
outer	RXsen			-4.4	dBm	I
Average power at receiver ,						
each lane	Pin	-5.9		4	dBm	-
input, each lane						
Receiver Reflectance				-26	dB	-
LOS Assert		-14	-13		dBm	-
LOS De-Assert			-11	-10	dBm	-
LOS Hysteresis		0.5			dB	-

Note:

1) Measured with conformance test signal at TP3 for BER = 2.4E-4 Pre-FEC







Pin Description

Table 1- Pad Function Definition

Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	1B	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7		GND	Ground	1B	1
8	LVTTL-I	ModSelL	Module Select	3B	
9	LVTTL-I	ResetL	Module Reset	3B	
10		VccRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS- I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS- I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-0	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-0	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	1B	1
17	CML-0	Rx1p	Receiver Non-Inverted Data Output	3B	
18	CML-0	Rx1n	Receiver Inverted Data Output	3B	
19		GND	Ground	1B	1
20		GND	Ground	1B	1
21	CML-0	Rx2n	Receiver Inverted Data Output	3B	
22	CML-0	Rx2p	Receiver Non-Inverted Data Output	3B	
23	-	GND	Ground	1B	1
24	CML-0	Rx4n	Receiver Inverted Data Output	3B	
25	CML-0	Rx4p	Receiver Non-Inverted Data Output	3B	
26		GND	Ground	1B	1
27	LVTTL-0	ModPrsL	Module Present	3B	
28	LVTTL-0		Interrupt	3B	
29		VccTx	+3.3V Power supply transmitter	2B	2
30		Vcc1	+3.3V Power supply	2B	2
31	LVTTL-I	LPMode	Low Power mode;	3B	
32		GND	Ground	1B	1
33	CML-I	Тх3р	Transmitter Non-Inverted Data Input	3B	10000
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35	100000000000	GND	Ground	1B	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3B	
38		GND	Ground	1B	1




www.fiberstamp.com sales@fiberstamp.com FIBERSTAMP Co,.Ltd.


					ata She
Pad Lo	ogic	Symbol	Description	Plug Sequence ⁴	Notes
39		GND	Ground	1A	1
40 CM	ML-I	Tx6n	Transmitter Inverted Data Input	3A	
41 CN	ML-I	Тх6р	Transmitter Non-Inverted Data Input	3A	
42		GND	Ground	1A	1
43 CN	ML-I	Tx8n	Transmitter Inverted Data Input	3A	
44 CN	ML-I	Tx8p	Transmitter Non-Inverted Data Input	3A	
45		GND	Ground	1A	1
46	8	Reserved	For future use	3A	3
47	3	VS1	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49	l l	VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
52 CM	ML-O	Rx7p	Receiver Non-Inverted Data Output	3A	
53 CN	ML-0	Rx7n	Receiver Inverted Data Output	3A	
54		GND	Ground	1A	1
55 CN	ML-0	Rx5p	Receiver Non-Inverted Data Output	3A	
	ML-0	Rx5n	Receiver Inverted Data Output	3A.	l
57		GND	Ground	1A	1
58		GND	Ground	1A	1
272.72 A. A. A. A.	ML-0	Rx6n	Receiver Inverted Data Output	3A	
	ML-0	Rx6p	Receiver Non-Inverted Data Output	3A	
61		GND	Ground	1A	1
	ML-0	Rx8n	Receiver Inverted Data Output	3A	
	ML-O	Rx8p	Receiver Non-Inverted Data Output	3A	
64		GND	Ground	1A	1
65	3	NC	No Connect	3A	3
66		Reserved	For future use	3A	3
67		VccTxl	3.3V Power Supply	2A	2
68		Vcc2	3.3V Power Supply	2A	2
	VTTL-I	ePPS	Precision Time Protocol (PTP) reference clock input	3A	3
70		GND	Ground	1A	1
	ML-I	Tx7p	Transmitter Non-Inverted Data Input	3A	
	ML-I	Tx7n	Transmitter Inverted Data Input	3A	1
73	AT T	GND	Ground	1A 23	1
	ML-I	Tx5p	Transmitter Non-Inverted Data Input	3A 23	↓ [
75 CM	ML-I	Tx5n GND	Transmitter Inverted Data Input Ground	3A 1A	1
Note 1 common	within	DD uses co the QSFP-	mmon ground (GND)for all signals and supply DD module and all module voltages are refer ise noted. Connect these directly to the ho	/ (power). cenced to t	All are his
common Note 2 Require in Tab:	ground : VccRx ements le 7.	plane. , VccRx1, defined fo VccRx, Vcc	Vccl, Vcc2, VccTx and VccTxl shall be appli r the host side of the Host Card Edge Conne Rxl, Vccl, Vcc2, VccTx and VccTxl may be in	led concurr ector are l nternally	ently. isted
rated f	for a m	aximum cur	dule in any combination. The connector Vcc rent of 1000 mA. ific, Reserved, No Connect and ePPS (if not	-	
left u	nconnec	ted within	hms to ground on the host. Pad 65 (No Conr the module. Vendor specific and Reserved t is greater than 10 kOhms and less than 10	pads shall	



www.fiberstamp.com sales@fiberstamp.com FIBERSTAMP Co,.Ltd.









ModSelL Pin

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL

de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the

ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods

of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state.

LPMode Pin

LPMode is an input signal. The LPMode signal shall be pulled up to Vcc in the QSFP-DD module. LPMode is used in

the control of the module power mode. See CMIS Section 6.3.1.3.







ModPrsL Pin

ModPrsL shall be pulled up to Vcc Host on the host board and pulled low in the module. The ModPrsL is asserted "Low" when the module is inserted. The ModPrsL is deasserted "High" when the module is physically absent from the host connector due to the pull-up resistor on the host board.

IntL Pin

IntL is an output signal. The IntL signal is an open collector output and shall be pulled to Vcc Host on the host board. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all FIBERSTAMPQSFP DD products. A 2-wire serial interface provides user to contact with module.

Memory Structure and Mapping

This limits the management memory that can be directly accessed by the host to 256 bytes, which is divided in Lower Memory (addresses 00h through 7Fh) and Upper Memory (addresses 80h through FFh). A larger addressable management memory is required for all but the most basic modules. This is supported by a structure of 128-byte pages, together with a mechanism for dynamically mapping any of the 128-byte pages from a larger internal management memory space into Upper Memory the host addressable space. The addressing structure of the additional internal management memory is shown in Figure 4 The management memory inside the module is arranged as a unique and always host accessible address space of 128 bytes (Lower Memory) and as multiple upper address subspaces of 128 bytes each (Pages), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g. where a bank of pages with the same Page number exists).

This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in





the Lower Memory, e.g. Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page. For more complex modules which require a larger amount of management memory the host needs to use dynamic mapping of the various Pages into the host addressable Upper Memory address space, whenever needed.

Note: The management memory map has been designed largely after the QSFP memory map. This memory map has been changed in order to accommodate 8 electrical lanes and to limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.


Supported Pages

A basic 256 byte subset of the Management Memory Map is mandatory for all CMIS compliant devices. Other parts are only available for paged memory modules, or when advertised by the module. See CMIS V4.0 for details regarding the advertisement of supported management memory spaces.

In particular, support of the Lower Memory and of Page 00h is required for all modules, including passive copper cables. These pages are therefore always implemented. Additional support for Pages 01h, 02h and bank 0 of Pages 10h and 11h is required for all paged memory modules.

Bank 0 of pages 10h-1Fh, provides lane-specific registers for the first 8 lanes, and each additional bank provides support for additional 8 lanes. Note, however, that the allocation of information over the banks may be page specific and may not to be related to grouping data for 8 lanes.

The structure allows address space expansion for certain types of modules by allocating additional Pages. Moreover, additional banks of pages.













Figure 4. QSFP DD Memory Map



Mechanical Dimensions(mm)

Figure5. Mechanical Specifications

Regulatory Compliance

FIBERSTAMP FUL-800P4M50C transceivers are Class 1 Laser Products. They meet the requirements of the following standards:

Feature	Standard
	IEC 60825-1:2014 (3 rd Edition)
Laser Safety	IEC 60825-2:2004/AMD2:2010
	EN 60825-1-2014





Feature	Standard
	EN 60825-2:2004+A1+A2
	EN 62368-1: 2014
Electrical Safety	IEC 62368-1:2014
	UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
	EN55032: 2015
	EN55035: 2017
CE EMC	EN61000-3-2:2014
	EN61000-3-3:2013
FCC	FCC Part 15, Subpart B
FCC	ANSI C63.4-2014

References

- 1. QSFP-DD MSA
- 2. CMIS
- 3. IEEE802.3
- 4. OIF CEI-112G-VSR

ACAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering information

Part Number	Product Description
FUL-800P4M50C	QSFPDD, 800GBASE-DR8, 500m on Single mode Fiber (SMF), with DSP MPO-16
	connector.

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by FIBERSTAMP before they become applicable to any particular order or contract. In accordance with the FIBERSTAMP policy of continuous improvement specifications may change without notice. The publication of information in this data sheet does not imply freedom from patent or other protective rights of

FIBERSTAMP or others. Further details are available from any FIBERSTAMP sales representative.

