



FIBERSTAMP 400G QSFP112 LR4 10Km EML Transceiver Module

P/N: FBJ-400C4K10C

Features

- ✓ 4 channels full-duplex transceiver modules
- ✓ Transmission data rate up to 106.25G per channel
- √ 4x106.25Gbps PAM4 transmitter and PAM4 receiver
- ✓ Hot Pluggable QSFP112 form factor and Compliant with CMIS
- ✓ Compliant to 400G-LR4 Technical Specification
- ✓ Power consumption <10W
 </p>
- ✓ Maximum link length of 10Km G.652 SMF with KP-FEC
- ✓ Built-in digital diagnostic functions
- ✓ Operating case temperature 0°C to +70°C
- √ 3.3V power supply voltage
- ✓ RoHS compliant(lead free)

Applications

- √ 400G-LR4 Technical Spec D2p0
- ✓ CEI-112G-VSR-PAM4
- ✓ QSFP112 MSA
- ✓ Data center network

Description

This FIBERSTAMP FBJ-400C4K10C product is designed for 10km optical communication applications. The module converts 4 channels of 100Gb/s (PAM4) electrical input data to 4 channels of CWDM optical signals, and multiplexes them into a single channel for 400Gb/s optical transmission. Reversely, on the receiver side, the module optically de-multiplexes a 400Gb/s optical input into 4 channels of CWDM optical signals and converts them to 4 channels of 100Gb/s (PAM4) electrical output data.

The module incorporates 4 independent channels on CWDM4 1271/1291/1311/1331nm center wavelength, operating at 100G per channel. The transmitter path incorporates 4 independent EML drivers and EML lasers together with an optical multiplexer. On the receiver path, an optical de-multiplexer is coupled to a 4-channel photodiode array.

It is a cost-effective and lower power consumption solution for 400GBASE data center. It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.




Figure 1. Module Block Diagram







Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-40	85	°C
Case Operating Temperature	Тор	0	70	°C
Humidity(non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Tca	0		70	ů
Data Rate Per Lane	fd		106.25		Gbit/s
Humidity	Rh	15		85	%
Power Dissipation	Pm			10	W

Electrical Specifications

Parameter	Symbol	Min	Typical	Max	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage amplitude	ΔVin	900			mVp-p
Differential output voltage amplitude	ΔVout			900	mVp-p
Bit Error Rate	BER			2.4E-4	-
Near-end ESMW (Eye symmetry mask width)		0.265			UI
Near-end Eye height, differential (min)		70			mV
Far-end ESMW (Eye symmetry mask width)		0.20			UI
Far-end Eye height, differential (min)		30			mV
Far-end pre-cursor ISI ratio		-4.5		2.5	%

Note:

- 1) BER=2.4E-4; PRBS31Q@53.125GBd. Pre-FEC
- 2) Differential input voltage amplitude is measured between TxnP and TxnN.
- 3) Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics

Table 3 - Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes
		Transmitt	er			
	λΟ	1264.5	1271	1277.5	nm	-
Contro Mayolonath	λ1	1284.5	1291	1297.5	nm	
Centre Wavelength	λ2	1304.5	1311	1317.5	nm	
	λ3	1324.5	1331	1337.5	nm	
Side-mode suppression ratio	SMSR	30	-		dB	-
Average launch power, each lane	Pout	-2.7	-	5.1	dBm	-



Optical Modulation Amplitude(OMA outer), each lane	ОМА	0.3	-	4.4	dBm	-
Transmitter and dispersion eye closure for PAM4 (TDECQ),each lane	TDECQ			3.9	dB	
Extinction Ratio	ER	3.5	-	-	dB	-
Average launch power of OFF transmitter, each lane				-16	dB	-
		Receive	r			
	λΟ	1264.5	1271	1277.5	nm	-
	λ1	1284.5	1291	1297.5	nm	
Centre Wavelength	λ2	1304.5	1311	1317.5	nm	
	λ3	1324.5	1331	1337.5	nm	
Receiver Sensitivity in OMA outer	RXsen			-6.8	dBm	1
Average power at receiver , each lane input, each lane	Pin	-9		5.1	dBm	-
Receiver Reflectance				-26	dB	-
LOS Assert		-12			dBm	-
LOS De-Assert				-10	dBm	-
LOS Hysteresis		0.5			dB	-

Note:

1) Measured with conformance test signal at TP3 for BER = 2.4E-4 Pre-FEC

Pin Description

Pin	Logic	Symbol	Name/Description	Plug Sequence ⁴	Notes
1		GND	Module Ground	1	1
2	CML-I	Tx2-	Transmitter inverted data input	3	
3	CML-I	Tx2+	Transmitter non-inverted data input	3	
4		GND	Module Ground	1	1
5	CML-I	Tx4-	Transmitter inverted data input	3	
6	CML-I	Tx4+	Transmitter non-inverted data input	3	
7		GND	Module Ground	1	1
8	LVTTL-I	MODSEIL	Module Select	3	
9	LVTTL-I	ResetL	Module Reset	3	
10		VCCRx	+3.3V Receiver Power Supply	2	2
11	LVCMOS-I	SCL	2-wire Serial interface clock	3	
12	LVCMOS-I/	SDA	2-wire Serial interface data	3	
13		GND	Module Ground	1	1
14	CML-O	RX3+	Receiver non-inverted data output		
15	CML-O	RX3-	Receiver inverted data output	3	
16		GND	Module Ground	1	1



17	CML-O	RX1+	Receiver non-inverted data output	3	
18	CML-O	RX1-	Receiver inverted data output	3	
19		GND	Module Ground	1	1
20		GND	Module Ground	1	1
21	CML-O	RX2-	Receiver inverted data output	3	
22	CML-O	RX2+	Receiver non-inverted data output	3	
23		GND	Module Ground	1	1
24	CML-O	RX4-	Receiver inverted data output	3	
25	CML-O	RX4+	Receiver non-inverted data output	3	
26		GND	Module Ground	1	1
27	LVTTL-O	ModPrsL	Module Present, internal pulled down to	3	
28	LVTTL-O	IntL / RxLOS	Interrupt/optical RxLOS output, should be pulled up on host board	3	
29		VCCTx	+3.3V Transmitter Power Supply	2	2
30		VCC1	+3.3V Power Supply	2	2
31	LVTTL-I	LPMode / TxDis	Low Power Mode	3	
32		GND	Module Ground	1	1
33	CML-I	Tx3+	Transmitter non-inverted data input	3	
34	CML-I	Tx3-	Transmitter inverted data input	3	
35		GND	Module Ground	1	1
36	CML-I	Tx1+	Transmitter non-inverted data input	3	
37	CML-I	Tx1-	Transmitter inverted data input	3	
38		GND	Module Ground	1	1

Note:

1): GND is the symbol for signal and supply (power) common for the QSFP112 module. All are common within the QSFP112 module and all voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.

2): Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the QSFP112 module in any combination. The connector pins are each rated for a maximum current of 1.5A (max. current of 2.0 A is required for high module power of 15-20W).




Figure 2. QSFP112 Module contact assignment

ModSell Pin

The ModSelL is an input signal that shall be pulled to Vcc in the QSFP-DD module. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP-DD





modules on a single 2-wire interface bus. When ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL de-assert time after any QSFP-DD modules are deselected. Similarly, the host must wait at least for the period of the ModSelL assert time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met.

ResetL Pin

The ResetL signal shall be pulled to Vcc in the module. A low level on the ResetL signal for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state.

LPMode/TxDis Pin

LPMode/TxDis is a dual-mode input signal from the host operating with active high logic. It shall be pulled towards Vcc in the module. At power-up or after ResetL is deasserted LPMode/TxDis behaves as LPMode. If supported, LPMode/TxDis can be configured as TxDis using the TWI interface except during the execution of a reset.

IntL/RxLOSL Pin

IntL/RxLOSL is a dual-mode active-low, open-collector output signal from the module. It shall be pulled up towards Vcc on the host board. At power-up or after ResetL is released to high, IntL/RxLOSL is configured as IntL. When the IntL signal is asserted Low it indicates a change in module state, a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the TWI serial interface. The IntL signal is deasserted "High" after all set interrupt flags are read. If dual mode operation supported, IntL/RxLOSL can be optionally programmed as RxLOSL using the TWI interface except during the execution of a reset. If the module has no interrupt flags asserted (IntL/RxLOSL is high), there should be no change in IntL/RxLOSL states after the mode change.

Power Supply Filtering

The host board should use the power supply filtering shown in Figure 3.




Figure 3. Host Board Power Supply Filtering

DIAGNOSTIC MONITORING INTERFACE

Digital diagnostics monitoring function is available on all FIBERSTAMP QSFP112 products. A 2-wire serial interface provides user to contact with module.

Memory Structure and Mapping

This limits the management memory that can be directly accessed by the host to 256 bytes, which is divided in



FIBERSTAMP Co,.Ltd.



Lower Memory (addresses 00h through 7Fh) and Upper Memory (addresses 80h through FFh).

A larger addressable management memory is required for all but the most basic modules. This is supported by a structure of 128-byte pages, together with a mechanism for dynamically mapping any of the 128-byte pages from a larger internal management memory space into Upper Memory the host addressable space.

The addressing structure of the additional internal management memory2 is shown in Figure 4 The management memory inside the module is arranged as a unique and always host accessible address space of 128 bytes (Lower Memory) and as multiple upper address subspaces of 128 bytes each (Pages), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g. where a bank of pages with the same Page number exists).

This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in the Lower Memory, e.g. Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page. For more complex modules which require a larger amount of management memory the host needs to use dynamic mapping of the various Pages into the host addressable Upper Memory address space, whenever needed.

Note: The management memory map has been designed largely after the QSFP memory map. This memory map has been changed in order to accommodate 8 electrical lanes and to limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.


Supported Pages

A basic 256 byte subset of the Management Memory Map is mandatory for all CMIS compliant devices. Other parts are only available for paged memory modules, or when advertised by the module. See CMIS V4.0 for details regarding the advertisement of supported management memory spaces.

In particular, support of the Lower Memory and of Page 00h is required for all modules, including passive copper cables. These pages are therefore always implemented. Additional support for Pages 01h, 02h and bank 0 of Pages 10h and 11h is required for all paged memory modules.

Bank 0 of pages 10h-1Fh, provides lane-specific registers for the first 8 lanes, and each additional bank provides support for additional 8 lanes. Note, however, that the allocation of information over the banks may be page specific and may not to be related to grouping data for 8 lanes.

The structure allows address space expansion for certain types of modules by allocating additional Pages. Moreover, additional banks of pages.










Figure 4. QSFP112 Memory Map

Mechanical Dimensions




Figure 5. Mechanical Specifications

Regulatory Compliance

FIBERSTAMP FBJ-400C4K10C transceivers are Class 1 Laser Products. They meet the requirements of the following standards:

Feature	Standard
	IEC 60825-1:2014 (3 rd Edition)
Laser Safety	IEC 60825-2:2004/AMD2:2010
Edsor datory	EN 60825-1-2014
	EN 60825-2:2004+A1+A2
	EN 62368-1: 2014
Electrical Safety	IEC 62368-1:2014
	UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
	EN55032: 2015
CE EMC	EN55035: 2017
CE EMC	EN61000-3-2:2014
	EN61000-3-3:2013
FCC	FCC Part 15, Subpart B
FCC	ANSI C63.4-2014

References

1. QSFP112 MSA





- 2. CMIS 4.0
- 3. 400G-LR4 Technical Specification
- 4. IEEE802.3ck
- 5. OIF CEI-112G-VSR-PAM4

ACAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering information

Part Number	Product Description
FBJ-400C4K10C	QSFP112, 400GBASE-LR4, 10Km on Single mode Fiber (SMF), with DSP Power consumption <10W, duplex LC connector.

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by FIBERSTAMP before they become applicable to any particular order or contract. In accordance with the FIBERSTAMP policy of continuous improvement specifications may change without notice. The publication of information in this data sheet does not imply freedom from patent or other protective rights of FIBERSTAMP or others. Further details are available from any FIBERSTAMP sales representative.

E-mail: sales@fiberstamp.com

Official Site: www.fiberstamp.com

Revision History

Revision	Date	Description
VO	Jul-24-2025	Advance Release.