



FIBERSTAMP 400G QSFP-DD ER8 40km Optical Transceiver Module

P/N: FBL-400L8K40C

Features

- QSFP-DD MSA compliant
- ◆ Compliant to IEEE 802.3bs 400GBASE-ER8
- Digital diagnostic monitoring support
- ♦ Hot pluggable 76 pin electrical interface
- ♦ 8 LAN-WDM lanes MUX/DEMUX design
- ♦ 53.125 Gbps PAM4 Channel Electrical Serial
- ◆ Interface (400GAUI-8)
- ♦ Maximum power consumption 15.4 W
- ◆ LC duplex connector
- ♦ Supports 425 Gbps bit rate
- ◆ Up to 40 km transmission on single mode fiber
- Operating case temperature: 0 . C to 70 . C
- ◆ Single 3.3 V power supply
- RoHS 2 compliant



- ◆ 400GBASE-ER8 Ethernet
- Telecom networking
- ◆ Data Center Interconnect

Description

FIBERSTAMP's FBL-400L8K40C module are designed for 40 km optical communication applications, and it is compliant to IEEE 802.3bs for 400GE Ethernet. This module contains 8-lane optical transmitter, 8-lane optical receiver and module management block including 2 wire serial interfaces. The optical signals are multiplexed to a single-mode fiber through an industry standard LC connector. A block diagram is shown in Figure 1





Figure 1. Module Block Diagram







Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power supply voltage	Vcc	-0.3	3.3	3.6	V	
Storage temperature	Ts	-40		85	$^{\circ}$	
Relative humidity	RH	10		85	%	Non-condensi n
Receiver damage threshold	THd	-3.4			dBm	9

Operating Environments

Electrical and optical characteristics below are defined under this operating environment, unless otherwise specified.

Parameter	Symbo	Min	Typical	Max	Unit
Supply voltage	Vcc	3.135	3.3	3.465	V
Case temperature	Тор	0		70	°C
Link distance with G.652				40	km

Electrical Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Power dissipation				15.4	W	
Supply current	lcc			4.912	А	Steady state
4000	GAUI-8 Elec	trical C	haracterist	ics		
	Tran	smitter				
Signaling rate, each lane			26.5625		GBd	PAM4
Differential voltage pk-pk	Vin, pp			880	mV	
Common mode voltage	Vcm	-0.3		2.8	V	
Common mode noise	RMS			17.5	mV	
Differential termination resistance mismatch				10	%	
Transition time	Trise/Tfall	12			ps	20%~80%
Eye width at 10-6 probability	EW6	0.2			UI	
Eye height at at 10-6 probability	EH6	32			mV	
Eye linearity		0.85				
	Re	ceiver				
Signaling rate, each lane			26.5625		GBd	PAM4
Differential voltage pk-pk	Vout, pp			900	mV	
Transition time	Trise/Tfall	9.5			ps	20%~80%
Near-end eye width at 10-6 probability	EW6	0.265			UI	



Near-end eye height at 10-6 probability	EH6	70		mV	
Far-end eye width at 10-6 probability	EW6	0.2		UI	
Far-end eye height at 10-6 probability	EH6	30		mV	
Near-end eye linearity		0.85			

Note:

400GAUI-8 Electrical Characteristics refers to CEI-56G-VSR-PAM4 of OIF-CEI-04.0.

Optical Characteristics

400GBASE-ER8 Operation (EOL, TOP = 0 to +70 $_{\circ}$ C, VCC = 3.135 to 3.465 Volts)

Parameters	min	type	max	Unit	Note
Trans	mitter				
Signaling speed per lane	26.5	625 ± 100	GBd		
	1272.55	1273.54	1274.54		
	1276.89	1277.89	1278.89		
	1281.25	1282.26	1283.27		
	1285.65	1286.66	1287.68		
Transmit wavelengths	1294.53	1295.56	1296.59		
Transmit wavelengins	1299.02	1300.05	1301.09	nm	
	1303.54	1304.58	1305.63		
	1308.09	1309.14	1310.19		
Total average launch power			14.6	dBm	
Average launch power, each lane	-0.6		5.6	dBm	
Optical modulation amplitude (OMA), each	2.4		6.4	dBm	
Extinction ratio (ER)	6			dB	
Side-mode suppression ratio (SMSR)	30			dB	
Transmitter and dispersion eye closure for PAM4 (TDECQ), each lane			3.4	dB	
Average launch power of OFF transmitter, each lane (max)			-30	dBm	
RIN15OMA			-132	dB/Hz	
Optical return loss tolerance			15	dB	
Transmitter reflectance			-26	dB	
Rec	eiver				
Signaling speed per lane	26.5	625 ± 100	ppm	GBd	
	1272.55	1273.54	1274.54		
Receive wavelengths	1276.89	1277.89	1278.89		
	1281.25	1282.26	1283.27		
	1285.65	1286.66	1287.68		
	1294.53	1295.56	1296.59	-	
	1299.02	1300.05	1301.09	-	
	1303.54	1304.58	1305.63	-	



	1308.09	1309.14	1310.19		
Average receiver power, each lane	-18.6		-4.4	dBm	
Receiver power, each lane (OMA)			-3.6	dBm	
Difference in receive power between any two lanes(OMA)			5.8	dB	
Damage threshold, each lane	-3.4			dBm	
Receiver sensitivity (OMA), each lane			RS	dBm	1
LOS assert	-30			dBm	
LOS deassert			-20.6	dBm	
LOS hysteresis	0.5			dB	
Receiver reflectance			-26	dB	_

Note:

1. RS=max (-16.1, SECQ-17.5) (dBm). For the requirement of receiver sensitivity, the value of BER is 2e-4 before FEC.

Pin Description

Pin	Symbol	Description	Notes
1	GND	Ground	1
2	Tx2n	Transmitter Inverted Data Input	
3	Тх2р	Transmitter Non-Inverted Data Input	
4	GND	Ground	1
5	Tx4n	Transmitter Inverted Data Input	
6	Тх4р	Transmitter Non-Inverted Data Input	
7	GND	Ground	1
8	ModSelL	Module Select	
9	ResetL	Module Reset	
10	VccRx	+3.3 V Power Supply Receiver	2
11	SCL	2-wire serial interface clock	
12	SDA	2-wire serial interface data	
13	GND	Ground	1
14	Rx3p	Receiver Non-Inverted Data Output	
15	Rx3n	Receiver Inverted Data Output	
16	GND	Ground	1
17	Rx1p	Receiver Non-Inverted Data Output	
18	Rx1n	Receiver Inverted Data Output	
19	GND	Ground	1
20	GND	Ground	1
21	Rx2n	Receiver Inverted Data Output	
22	Rx2p	Receiver Non-Inverted Data Output	
23	GND	Ground	1
24	Rx4n	Receiver Inverted Data Output	
25	Rx4p	Receiver Non-Inverted Data Output	



26	CND	Ground	1
	GND ModPrsL	Module Present	I
27	IntL	Interrupt	
29		+3.3 V Power supply transmitter	
30	VccTx	+3.3 V Power supply	2
31	Vcc1 LPMode	Low Power mode	2
32		Ground	
33	GND Tx3p	Transmitter Non-Inverted Data Input	l
34	Tx3n	Transmitter Inverted Data Input	
35		Ground	1
36	GND	Transmitter Non-Inverted Data Input	1
37	Tx1p	Transmitter Inverted Data Input	
	Tx1n	·	
38	GND	Ground	1
39	GND	Ground	1
40	Tx6n	Transmitter Inverted Data Input	
41	Тх6р	Transmitter Non-Inverted Data Input	
42	GND	Ground	1
43	Tx8n	Transmitter Inverted Data Input	
44	Тх8р	Transmitter Non-Inverted Data Input	
45	GND	Ground	1
46	Reserved	For future use	3
47	VS1	Module Vendor Specific 1	3
48	VccRx1	3.3 V Power Supply	2
49	VS2	Module Vendor Specific 2	3
50	VS3	Module Vendor Specific 3	3
51	GND	Ground	1
52	Rx7p	Receiver Non-Inverted Data Output	
53	Rx7n	Receiver Inverted Data Output	
54	GND	Ground	1
55	Rx5p	Receiver Non-Inverted Data Output	
56	Rx5n	Receiver Inverted Data Output	
57	GND	Ground	1
58	GND	Ground	1
59	Rx6n	Receiver Inverted Data Output	
60	Rx6p	Receiver Non-Inverted Data Output	
61	GND	Ground	1
62	Rx8n	Receiver Inverted Data Output	
63	Rx8p	Receiver Non-Inverted Data Output	
64	GND	Ground	1
65	NC	No Connect	3
66	Reserved	For future use	3
67	VccTx1	3.3 V Power Supply	2
68	Vcc2	3.3 V Power Supply	2
69	ePPS	Precision Time Protocol (PTP) reference clock input. It is not used.	3
70	GND	Ground	1
71	Тх7р	Transmitter Non-Inverted Data Input	
72	Tx7n	Transmitter Inverted Data Input	
73	GND	Ground	1
	Tx5p	Transmitter Non-Inverted Data Input	I
74			



75	Tx5n	Transmitter Inverted Data Input	
76	GND	Ground	1

Note:

- 1. QSFP-DD uses common ground (GND) for all signals and supply (power). All are comon within the QSFP-DD module and all module voltages are referenced to this po-te-nial unless otherwise noted. Connect these directly to the host board signal-common ground plane.
- 2. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently.Requirements defined for the host side of the Host Card Edge Connector. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.
- 3. All Vendor Specific, Reserved and No Connect pins may be terminated with 50ohms to ground on the host. Pad65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10K ohms and less than100pF.




Figure 2. Electrical Pin-out Details

Digital Diagnostic Monitoring Functions

FBL-400L8K40C support the I2C-based Diagnostic Monitoring Interface (DMI) defined in document QSFP- DD Common Management Interface Specification Rev 4.0. The host can access real-time performance of transmitter and receiver optical power, temperature, supply voltage and bias current.

Performance Item	Related Bytes	Monitor Error	Notes
Module temperature	14 to 15 at Page low	+/-3°C	1, 2
Module voltage	16 to 17 at Page low	< 5%	2
LD Bias current	170 to 185 at Page 11h	< 10%	2
Transmitter optical power	154 to 169 at Page 11h	< 3 dB	2
Receiver optical power	186 to 201 at Page 11h	< 3 dB	2





Note:

- 1. Actual temperature test point is fixed on module case around Laser Array.
- 2. Full operating temperatue range.

Alarm and Warning Thresholds

FBL-400L8K40C support alarms function, indicating the values of the preceding basic performance are lower or higher than the thresholds.

Performance Item	Alarm Threshold Bytes	Unit	Low Threshold	High Threshold
Temp alarm	128 to 131 at Page 02	°C	-10	80
Temp warning	132 to 135 at Page 02	°C	0	70
Voltage alarm	136 to 139 at Page 02	V	2.97	3.63
Voltage warning	140 to 143 at Page 02	V	3.135	3.465
TX power alarm	176 to 179 at Page 02	dBm	-3.6	8.16
TX power warning	180 to 183 at Page 02	dBm	-0.6	5.6
RX power alarm	192 to 195 at Page 02	dBm	-21.6	-1.4
RX power	196 to 199 at Page 02	dBm	-18.6	-4.4
warning				

Mechanical Dimensions




Figure 3. Mechanical Specifications

Regulatory Compliance

FIBERSTAMP FBL-400L8K40C transceivers are Class 1 Laser Products. They meet the requirements of the following standards.

Feature	Standard			
Laser Safety	IEC 60825-1:2014 (3 rd Edition) IEC 2 4 AMD2:2 MIN EN 2 1460851-20 EN 60825-2:2004+A1+A2			
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014			





Environmental protection	Directive 2011/65/EU with amendment(EU)2015/8	
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013	
FCC	FCC Part 15, Subpart B ANSI C63.4-2014	

References

- 1. QSFP DD MAS Rev5.0
- 2. IEEE802.3bs 400GBASE-ER8
- 3. OIF CEI-56G-VSR-PAM4



Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering information

Part Number	Product Description	
FBL-400L8K40C	QSFP DD, 400GBASE-ER8, 40km on Single mode Fiber (SMF),	
	Duplex LC connector.	

Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by FIBERSTAMP before they become applicable to any particular order or contract. In accordance with the FIBERSTAMP policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of FIBERSTAMP or others. Further details are available from any FIBERSTAMP sales representative.

E-mail: sales@fiberstamp.com

Official Site: www.fiberstamp.com

Revision History

Revision	Date	Description
VO	Sep-18, 2025	Advance Release.

