



# 100G QSFP28 SR4 Rugged Optical Transceiver

# FEG-100S4M10TR

#### **Features**

- Hot-pluggable QSFP28 form factor
- 4 channels full-duplex transceiver module
- Supports 103.125Gb/s aggregate bit rate
- 4 channels 850nm VCSEL array
- 4 channels PIN photo-detector array
- Internal CDR circuits on both receiver and transmitter channels
- Supports CDR bypass
- 2W maximum power dissipation
- Maximum link length of 70m on OM3 MMF and 100m on OM4 MMF
- Single MTP/MPO receptacle
- Operating case temperature range: 0 to 70°C
- Single 3.3V power supply
- RoHS compliant (lead free)
- Rugged design to meet the harsh requirement optical networks

#### **Applications**

- 100GBASE-SR4 100G Ethernet
- Robust ability of three proofings (enhance moisture-proof, fungi-proof and salt fog-proof)

#### **Description**

The FIBERSTAMP 100GBASE-SR4 hardened optical transceiver is based on normal QSFP28 SR4 transceiver, it is designed for use in 100-Gigabit Ethernet links up to 100m over Multi-Mode Fiber (MMF). It is compliant with the QSFP28 MSA and IEEE 802.3bm 100GBASE-SR4 and CAUI-4. Digital diagnostics functions are available via the I2C interface, as specified by the QSFP28 MSA. It integrates 4 data lanes in each direction with 4×25.78125Gb/s bandwidth. The electrical interface uses a 38-contact edge type connector. The optical interface uses a 12-fiber MTP/MPO connector.

FEG-100S4M10TR is hardened design to meet the environment network, the PCBA and internal case space is covered by conformal coating and epoxy layer, the module can meet IP67 in dust wafer-proof test, salt spray &gas corrosion rating test, long-term mould growth test. This module incorporates FIBERSTAMP proven circuit and VCSEL technology to provide reliable long life, high performance, and consistent service.










Figure 1. Module Block Diagram

The 100GBASE-SR4 QSFP28 is a parallel transceiver with the key technique of VCSEL and PIN array package, and can be can contacted through I2C system, the PCBA and internal case space is filled in protective layer.

#### **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	$V_{cc}$	-0.3	3.6	V
Input Voltage	V <sub>in</sub>	-0.3	Vcc+0.3	V
Storage Temperature	Ts	-20	85	°C
Case Operating Temperature	T <sub>c</sub>	0	70	°C
Humidity (non-condensing)	Rh	5	95	%

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Supply Voltage	$V_{cc}$	3.13	3.3	3.47	V
Operating Case temperature	T <sub>c</sub>	0		70	°C
Data Rate Per Lane	fd		25.78125		Gb/s
Humidity	Rh	5		85	%
Power Dissipation	P <sub>m</sub>			2	W
Fiber Bend Radius	Rb	3			cm

#### **Electrical Specifications**

Parameter	Symbol	Min	Typical	Max	Unit
Differential Input Impedance	Z <sub>in</sub>	90	100	110	ohm
Differential Output Impedance	Z <sub>out</sub>	90	100	110	ohm
Differential Input Voltage Amplitude <sup>1</sup>	$\Delta V_{in}$	300		1100	mVp-p
Differential Output Voltage Amplitude <sup>2</sup>	$\Delta V_{out}$	500		800	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER		5×10-5		





Parameter	Symbol	Min	Typical	Max	Unit
Input Logic Level High	V <sub>IH</sub>	2.0		V <sub>cc</sub>	V
Input Logic Level Low	V <sub>IL</sub>	0		0.8	V
Output Logic Level High	V <sub>OH</sub>	V <sub>cc</sub> -0.5		V <sub>cc</sub>	V
Output Logic Level Low	V <sub>OL</sub>	0		0.4	٧

#### Note:

- 1. Differential input voltage amplitude is measured between TxnP and TxnN.
- 2. Differential output voltage amplitude is measured between RxnP and RxnN.

# **Optical Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit
Tro	ınsmitter				
Center Wavelength	λс	840	850	860	nm
RMS Spectral Width	Δλ			0.6	nm
Average Launch Power (each lane)	Pout	-8.4		2.4	dBm
Optical Modulation Amplitude (each lane)	ОМА	-6.4		3	dBm
Transmitter and Dispersion Eye Closure (each lane)	TDEC			4.3	dB
Extinction Ratio	ER	3			dB
Average Launch Power of OFF Transmitter (each lane)	P <sub>off</sub>			-30	dB
Eye Mask Coordinates <sup>1</sup> : X1, X2, X3, Y1, Y2, Y3		{0.3, 0.38	3, 0.45, 0.35,	0.41, 0.5}	
Re	eceiver				
Center Wavelength	λ <sub>c</sub>	840	850	860	nm
Stressed Receiver Sensitivity in OMA <sup>2</sup>				-5.2	dBm
Average Power at Receiver Input (each lane)		-10.3		2.4	dBm
Receiver Reflectance	R <sub>R</sub>			-12	dB
LOS Assert	LOSA	-30			dBm
LOS De-Assert – OMA	LOS <sub>D</sub>			-7.5	dBm
LOS Hysteresis	LOS <sub>H</sub>	0.5			dB

#### Note:

- 1. Hit Ratio =  $5 \times 10^{-5}$
- 2. Measured with conformance test signal at TP3 for BER=10 $^{\text{-}5}$





# Pin Description

1 GND Module Ground*  CML-I TX2- Transmitter inverted data input  CML-I TX2- Transmitter non-inverted data input  CML-I TX4- Transmitter non-inverted data input  Module Ground*  NODSEL Module Select?  VCCRX +3.3V Receiver Power Supply  LVTIL-I ResetL Module Reset?  VCCRX +3.3V Receiver Power Supply  LVCMOS-I/O SDA 2 wire Serial interface clock?  LVCMOS-I/O SDA 2 wire Serial interface clock?  CVCMOS-I/O SDA 2 wire Serial interface data*  GND Module Ground*  CML-O RX3+ Receiver inverted data output  GND Module Ground*  CML-O RX1+ Receiver inverted data output  CML-O RX1+ Receiver inverted data output  CML-O RX1- Receiver inverted data output  CML-O RX1- Receiver inverted data output  CML-O RX2- Receiver inverted data output  CML-O RX2- Receiver inverted data output  CML-O RX2- Receiver inverted data output  CML-O RX4- Receiv	Pin	Logic	Symbol	Name/Description	
CML-I Tx2+ Transmitter non-inverted data input  GND Module Ground  CML-I Tx4+ Transmitter inverted data input  CML-I Tx4+ Transmitter non-inverted data input  Module Ground  Module Ground  Module Ground  VCCRx +3-32 Receiver Power Supply  LVCMOS-I SCL 2-wire Serial interface clock?  LVCMOS-I SCL 2-wire Serial interface data  CND Module Ground  CML-O RX3+ Receiver non-inverted data output  CML-O RX3- Receiver inverted data output  CML-O RX1- Receiver non-inverted data output  CML-O RX1- Receiver non-inverted data output  RCML-O RX1- Receiver non-inverted data output  Module Ground  CML-O RX1- Receiver inverted data output  Module Ground  CML-O RX2- Receiver inverted data output  CML-O RX3- Receiver inverted data output  CML-O RX4- Receiver inverted data outpu	1		GND	Module Ground <sup>1</sup>	
4 GND Module Ground¹ 5 CML1 Tx4 Transmitter inverted data input 6 CML1 Tx4+ Transmitter non-inverted data input 7 GND Module Ground¹ 8 LVTIL1 MODSEIL Module Select² 9 LVTIL1 Reseft Module Reseft 10 VCCRX +3.3V Receiver Power Supply 11 LVCMOS-1 SCL 2-wire Serial interface clock² 12 LVCMOS-1/O SDA 2-wire Serial interface data² 13 GND Module Ground¹ 14 CMLO RX3+ Receiver non-inverted data output 15 CMLO RX3- Receiver inverted data output 16 GND Module Ground¹ 17 CMLO RX1+ Receiver non-inverted data output 18 CMLO RX1- Receiver inverted data output 19 GND Module Ground¹ 20 GND Module Ground¹ 21 CMLO RX2- Receiver inverted data output 22 CMLO RX2- Receiver inverted data output 23 GND Module Ground¹ 24 CMLO RX4+ Receiver inverted data output 25 CMLO RX4- Receiver inverted data output 26 GND Module Ground¹ 27 LVTILO RX4+ Receiver inverted data output 28 GND Module Ground¹ 29 WCCTX RX4+ Receiver inverted data output 30 GND Module Ground¹ 31 LVTILO IntL Interrupt output, should be pulled up on host board² 32 VCCTX +3.3V Transmitter Power Supply 33 CML1 Tx3+ Transmitter non-inverted data input	2	CML-I	Tx2-	Transmitter inverted data input	
5 CML-I TX4 Transmitter inverted data input 6 CML-I TX4+ Transmitter non-inverted data input 7 GND Module Ground¹ 8 LYTIL-I MODSFIL Module Select² 9 LYTIL-I ResetL Module Reset² 10 VCCRx +3.3V Receiver Power Supply 11 LYCMOS-I SCL 2-wire Serial interface clock² 12 LVCMOS-I/O SDA 2-wire Serial interface data² 13 GND Module Ground¹ 14 CML-O RX3+ Receiver non-inverted data output 15 CML-O RX3+ Receiver inverted data output 16 GND Module Ground¹ 17 CML-O RX1+ Receiver inverted data output 18 CML-O RX1- Receiver inverted data output 19 GND Module Ground¹ 20 GND Module Ground¹ 21 CML-O RX2- Receiver inverted data output 22 CML-O RX2+ Receiver inverted data output 23 GND Module Ground¹ 24 CML-O RX4+ Receiver inverted data output 25 CML-O RX4+ Receiver inverted data output 26 GND Module Ground¹ 27 CML-O RX4+ Receiver inverted data output 28 GND Module Ground¹ 29 GND Module Ground¹ 20 GND Module Ground¹ 21 CML-O RX4+ Receiver inverted data output 22 CML-O RX4+ Receiver inverted data output 23 GND Module Ground¹ 24 CML-O RX4+ Receiver inverted data output 25 CML-O RX4+ Receiver inverted data output 26 GND Module Ground¹ 27 LYTIL-O ModPisL Module Fresent, internal pulled down to GND 28 LYTIL-O IntL Interrupt output, should be pulled up on host board² 29 VCCIx +3.3V Iransmitter Power Supply 30 VCCI +3.3V Power Supply 31 LYTIL-I LPMode Low Power Mode² 32 GND Module Ground¹ 33 CML-I TX3+ Transmitter non-inverted data input	3	CML-I	Tx2+	Transmitter non-inverted data input	
6 CML-I Tx4+ Transmitter non-inverted data input 7 GND Module Ground¹ 8 LYTIL-I MODSFIL Module Select² 9 LYTIL-I Resett. Module Reset² 10 VCCRx +3,3V Receiver Power Supply 11 LYCMOS-I SCI 2-wire Serial interface clock² 12 LYCMOS-I/O SDA 2-wire Serial interface data² 13 GND Module Ground¹ 14 CML-O RX3+ Receiver non-inverted data output 15 CML-O RX3- Receiver inverted data output 16 GND Module Ground¹ 17 CML-O RX1+ Receiver non-inverted data output 18 CML-O RX1+ Receiver inverted data output 19 GND Module Ground¹ 20 GND Module Ground¹ 21 CML-O RX2- Receiver inverted data output 22 CML-O RX2- Receiver inverted data output 23 GND Module Ground¹ 24 CML-O RX4+ Receiver non-inverted data output 25 CML-O RX4+ Receiver non-inverted data output 26 GND Module Ground¹ 27 LYTIL-O ModPrsL Module Ground¹ 28 LYTIL-O Intl. Interrupt output, should be pulled up on host board² 29 VCCTX +3,3V Transmitter Power Supply 30 VCC1 +3,3V Power Supply 31 LYTIL-I LPMode Low Power Mode² 32 GND Module Ground¹	4		GND	Module Ground <sup>1</sup>	
GND   Module Ground¹	5	CML-I	Tx4-	Transmitter inverted data input	
8 LYTIL-I MODSEIL Module Select <sup>2</sup> 9 LYTIL-I Resett Module Reset <sup>2</sup> 10 YCCRX +3.3V Receiver Power Supply 11 LYCMOS-I SCL 2-wire Serial interface clock <sup>2</sup> 12 LVCMOS-I/O SDA 2-wire Serial interface data <sup>2</sup> 13 GND Module Ground <sup>1</sup> 14 CML-O RX3+ Receiver non-inverted data output 15 CML-O RX3- Receiver inverted data output 16 GND Module Ground <sup>1</sup> 17 CML-O RX1+ Receiver non-inverted data output 18 CML-O RX1- Receiver inverted data output 19 GND Module Ground <sup>1</sup> 20 GND Module Ground <sup>1</sup> 21 CML-O RX2- Receiver inverted data output 22 CML-O RX2- Receiver inverted data output 23 GND Module Ground <sup>1</sup> 24 CML-O RX4+ Receiver non-inverted data output 25 CML-O RX4+ Receiver non-inverted data output 26 GND Module Ground <sup>1</sup> 27 LYTIL-O ModPrsL Module Ground <sup>1</sup> 28 LYTIL-O Intt. Interrupt output, should be pulled up on host board <sup>2</sup> 29 VCCTx +3.3V Transmitter Power Supply 30 VCC1 +3.3V Power Supply 31 LYTIL-I LPMode Low Power Mode <sup>2</sup> 32 GND Module Ground <sup>1</sup> 33 CML-I TX3+ Transmitter non-inverted data input	6	CML-I	Tx4+	Transmitter non-inverted data input	
9 LVTIL-I ResetL Module Reset <sup>2</sup> 10 VCCRX +3.3V Receiver Power Supply 11 LVCMOS-I SCL 2-wire Serial interface clock <sup>2</sup> 12 LVCMOS-I/O SDA 2-wire Serial interface clock <sup>2</sup> 13 GND Module Ground <sup>1</sup> 14 CML-O RX3+ Receiver non-inverted data output 15 CML-O RX3- Receiver inverted data output 16 GND Module Ground <sup>1</sup> 17 CML-O RX1+ Receiver non-inverted data output 18 CML-O RX1- Receiver inverted data output 19 GND Module Ground <sup>1</sup> 20 GND Module Ground <sup>1</sup> 21 CML-O RX2- Receiver inverted data output 22 CML-O RX2+ Receiver inverted data output 23 GND Module Ground <sup>1</sup> 24 CML-O RX4- Receiver non-inverted data output 25 CML-O RX4- Receiver inverted data output 26 GND Module Ground <sup>1</sup> 27 LVTIL-O RX4+ Receiver inverted data output 28 CML-O RX4- Receiver inverted data output 29 Module Ground <sup>1</sup> 20 GND Module Ground <sup>1</sup> 21 CML-O RX4- Receiver inverted data output 22 CML-O RX4- Receiver inverted data output 23 GND Module Ground <sup>1</sup> 24 CML-O RX4- Receiver inverted data output 25 CML-O RX4- Receiver inverted data output 26 GND Module Ground <sup>1</sup> 27 LVTIL-O ModPrsL Module Ground <sup>1</sup> 28 LVTIL-O IntL Interrupt output, should be pulled up on host board <sup>2</sup> 29 VCCTx +3.3V Transmitter Power Supply 30 VCC1 +3.3V Power Supply 31 LVTIL-I LPMode Low Power Mode <sup>2</sup> 32 GND Module Ground <sup>1</sup> 33 CML-I TX3+ Transmitter non-inverted data input	7		GND	Module Ground <sup>1</sup>	
10 VCCRx +3.3V Receiver Power Supply 11 LVCMOS-I SCL 2-wire Serial interface clock? 12 LVCMOS-I/O SDA 2-wire Serial interface data² 13 GND Module Ground¹ 14 CML-O RX3+ Receiver non-inverted data output 15 CML-O RX3- Receiver inverted data output 16 GND Module Ground¹ 17 CML-O RX1+ Receiver non-inverted data output 18 CML-O RX1- Receiver inverted data output 19 GND Module Ground¹ 20 GND Module Ground¹ 21 CML-O RX2- Receiver inverted data output 22 CML-O RX2+ Receiver inverted data output 23 GND Module Ground¹ 24 CML-O RX4+ Receiver non-inverted data output 25 CML-O RX4+ Receiver non-inverted data output 26 GND Module Ground¹ 27 LYTTL-O ModPrsL Module Ground¹ 28 LYTTL-O IntL Interrupt output, should be pulled up on host board² 29 VCCTx +3.3V Transmitter Power Supply 30 VCC1 +3.3V Power Supply 31 LYTTL-I LPMode Low Power Mode² 32 GND Module Ground¹ 33 CML-I TX3+ Transmitter non-inverted data input	8	LVTTL-I	MODSEIL	Module Select <sup>2</sup>	
11 LVCMOS-I SCL 2-wire Serial interface clock² 12 LVCMOS-I/O SDA 2-wire Serial interface data² 13 GND Module Ground¹ 14 CMI-O RX3+ Receiver non-inverted data output 15 CMI-O RX3- Receiver inverted data output 16 GND Module Ground¹ 17 CMI-O RX1+ Receiver non-inverted data output 18 CMI-O RX1- Receiver inverted data output 19 GND Module Ground¹ 20 GND Module Ground¹ 21 CMI-O RX2- Receiver inverted data output 22 CMI-O RX2+ Receiver inverted data output 23 GND Module Ground¹ 24 CMI-O RX4+ Receiver non-inverted data output 25 CMI-O RX4+ Receiver non-inverted data output 26 GND Module Ground¹ 27 LYTTI-O ModPrsL Module Present, internal pulled down to GND 28 LYTTI-O IntL Interrupt output, should be pulled up on host board² 29 VCCT +3.3V Transmitter Power Supply 30 VCC1 +3.3V Power Supply 31 LYTTI-I LPMode Low Power Mode² 32 GND Module Ground¹ 33 CMI-I TX3+ Transmitter non-inverted data input	9	LVTTL-I	ResetL	Module Reset <sup>2</sup>	
12 LVCMOS-I/O SDA 2-wire Serial interface data²  13 GND Module Ground¹  14 CML-O RX3+ Receiver non-inverted data output  15 CML-O RX3- Receiver inverted data output  16 GND Module Ground¹  17 CML-O RX1+ Receiver non-inverted data output  18 CML-O RX1- Receiver inverted data output  19 GND Module Ground¹  20 GND Module Ground¹  21 CML-O RX2- Receiver inverted data output  22 CML-O RX2+ Receiver inverted data output  23 GND Module Ground¹  24 CML-O RX4+ Receiver non-inverted data output  25 CML-O RX4+ Receiver non-inverted data output  26 GND Module Ground¹  27 LYTIL-O ModPrsL Module Ground¹  28 LYTIL-O ModPrsL Module Present, internal pulled down to GND  19 VCCTx +3.3V Transmitter Power Supply  30 VCC1 +3.3V Power Supply  31 LYTIL-I LPMode Low Power Mode²  32 GND Module Ground¹  33 CML-I TX3+ Transmitter non-inverted data input	10		VCCRx	+3.3V Receiver Power Supply	
GND Module Ground  CML-O RX3+ Receiver non-inverted data output  CML-O RX3- Receiver inverted data output  GND Module Ground  CML-O RX1+ Receiver non-inverted data output  Receiver non-inverted data output  Receiver inverted data output  Module Ground  GND Module Ground  GND Module Ground  CML-O RX2- Receiver inverted data output  Receiver inverted data output  CML-O RX2- Receiver inverted data output  CML-O RX2+ Receiver inverted data output  CML-O RX4+ Receiver non-inverted data output  CML-O RX4- Receiver non-inverted data output  CML-O RX4+ Receiver non-inverted data output  CML-O RX4+ Receiver non-inverted data output  CML-O RX4+ Receiver non-inverted data output  Module Ground  CML-O RX4+ Receiver non-inverted data output  Amodule Ground  TVTIL-O ModPrsL Module Present, internal pulled down to GND  Intl Interrupt output, should be pulled up on host board  VCCT +3.3V Transmitter Power Supply  LVTTL-I LPMode Low Power Mode  GND Module Ground  TX3+ Transmitter non-inverted data input	11	LVCMOS-I	SCL	2-wire Serial interface clock <sup>2</sup>	
14 CML-O RX3+ Receiver non-inverted data output 15 CML-O RX3- Receiver inverted data output 16 GND Module Ground¹ 17 CML-O RX1+ Receiver non-inverted data output 18 CML-O RX1- Receiver inverted data output 19 GND Module Ground¹ 20 GND Module Ground¹ 21 CML-O RX2- Receiver inverted data output 22 CML-O RX2+ Receiver inverted data output 23 GND Module Ground¹ 24 CML-O RX4- Receiver non-inverted data output 25 CML-O RX4+ Receiver inverted data output 26 GND Module Ground¹ 27 LVTIL-O ModPrsL Module Ground¹ 28 LVTIL-O IntL Interrupt output, should be pulled up on host board² 29 VCCTx +3,3V Transmitter Power Supply 30 VCC1 +3,3V Power Supply 31 LVTIL-I LPMode Low Power Mode² 32 GND Module Ground¹ 33 CML-I TX3+ Transmitter non-inverted data input	12	LVCMOS-I/O	SDA	2-wire Serial interface data <sup>2</sup>	
Receiver inverted data output  GND Module Ground¹  CML-O RX1+ Receiver non-inverted data output  RX1- Receiver inverted data output  RX1- Receiver inverted data output  GND Module Ground¹  GND Module Ground¹  CML-O RX2- Receiver inverted data output  RX2- Receiver inverted data output  CML-O RX2- Receiver inverted data output  GND Module Ground¹  CML-O RX4- Receiver non-inverted data output  CML-O RX4- Receiver inverted data output  CML-O RX4- Receiver inverted data output  CML-O RX4- Receiver inverted data output  CML-O RX4- Receiver non-inverted data output  CML-O RX4+ Receiver non-inverted data output  Module Ground¹  CML-O ModPrsL Module Ground¹  Interrupt output, should be pulled down to GND  IntL Interrupt output, should be pulled up on host board²  VCCI +3.3V Transmitter Power Supply  LVTTL-I LPMode Low Power Mode²  GND Module Ground¹  LVTTL-I LPMode Low Power Mode²  GND Module Ground¹  Tx3+ Transmitter non-inverted data input	13		GND	Module Ground <sup>1</sup>	
GND Module Ground¹  CML-O RX1+ Receiver non-inverted data output  RCML-O RX1- Receiver inverted data output  RCML-O RX1- Receiver inverted data output  GND Module Ground¹  GND Module Ground¹  CML-O RX2- Receiver inverted data output  RX2- Receiver inverted data output  CML-O RX2+ Receiver non-inverted data output  GND Module Ground¹  GND Module Ground¹  CML-O RX4- Receiver inverted data output  GND Module Ground¹  CML-O RX4+ Receiver inverted data output  GND Module Ground¹  CML-O RX4+ Receiver non-inverted data output  CML-O RX4+ Receiver non-inverted data output  Module Ground¹  CML-O IntL Interrupt output, should be pulled up on host board²  VCCT +3.3V Transmitter Power Supply  LVTTL-O LPMode Low Power Mode²  GND Module Ground¹  LVTTL-I LPMode Low Power Mode²  GND Module Ground¹  LVTTL-I LPMode Low Power Mode²	14	CML-O	RX3+	Receiver non-inverted data output	
17 CML-O RX1+ Receiver non-inverted data output 18 CML-O RX1- Receiver inverted data output 19 GND Module Ground¹ 20 GND Module Ground¹ 21 CML-O RX2- Receiver inverted data output 22 CML-O RX2+ Receiver non-inverted data output 23 GND Module Ground¹ 24 CML-O RX4- Receiver inverted data output 25 CML-O RX4+ Receiver inverted data output 26 GND Module Ground¹ 27 LYTL-O ModPrsL Module Ground¹ 28 LYTL-O ModPrsL Module Present, internal pulled down to GND 29 VCCTx +3.3V Transmitter Power Supply 30 VCC1 +3.3V Power Supply 31 LYTL-I LPMode Low Power Mode² 32 GND Module Ground¹ 33 CML-I Tx3+ Transmitter non-inverted data input	15	CML-O	RX3-	Receiver inverted data output	
RX1- Receiver inverted data output  19 GND Module Ground¹  20 GND Module Ground¹  21 CML-O RX2- Receiver inverted data output  22 CML-O RX2+ Receiver non-inverted data output  23 GND Module Ground¹  24 CML-O RX4- Receiver inverted data output  25 CML-O RX4+ Receiver inverted data output  26 GND Module Ground¹  27 LYTTL-O ModPrsL Module Ground¹  28 LYTTL-O IntL Interrupt output, should be pulled up on host board²  29 VCCTx +3.3V Transmitter Power Supply  30 VCC1 +3.3V Power Supply  31 LYTTL-I LPMode Low Power Mode²  32 GND Module Ground¹  33 CML-I TX3+ Transmitter non-inverted data input	16		GND	Module Ground <sup>1</sup>	
GND Module Ground¹  CML-O RX2- Receiver inverted data output  CML-O RX2+ Receiver non-inverted data output  CML-O RX4- Receiver non-inverted data output  CML-O RX4- Receiver inverted data output  CML-O RX4- Receiver inverted data output  CML-O RX4- Receiver inverted data output  CML-O RX4+ Receiver non-inverted data output  CML-O RX4+ Receiver non-inverted data output  Module Ground¹  Nodule Ground¹  Interrupt output, should be pulled up on host board²  VCCTx +3.3V Transmitter Power Supply  VCC1 +3.3V Power Supply  LVTIL-I LPMode Low Power Mode²  GND Module Ground¹  CML-I TX3+ Transmitter non-inverted data input	17	CML-O	RX1+	Receiver non-inverted data output	
GND Module Ground¹  CML-O RX2- Receiver inverted data output  CML-O RX2+ Receiver non-inverted data output  GND Module Ground¹  CML-O RX4- Receiver inverted data output  CML-O RX4- Receiver inverted data output  CML-O RX4+ Receiver inverted data output  GND Module Ground¹  CML-O RX4+ Receiver non-inverted data output  GND Module Ground¹  VUTTL-O ModPrsL Module Present, internal pulled down to GND  IntL Interrupt output, should be pulled up on host board²  VCCTx +3.3V Transmitter Power Supply  VCC1 +3.3V Power Supply  I LYTTL-I LPMode Low Power Mode²  GND Module Ground¹  CML-I TX3+ Transmitter non-inverted data input	18	CML-O	RX1-	Receiver inverted data output	
21 CML-O RX2- Receiver inverted data output  22 CML-O RX2+ Receiver non-inverted data output  23 GND Module Ground¹  24 CML-O RX4- Receiver inverted data output  25 CML-O RX4+ Receiver non-inverted data output  26 GND Module Ground¹  27 LVTTL-O ModPrsL Module Present, internal pulled down to GND  28 LVTTL-O IntL Interrupt output, should be pulled up on host board²  29 VCCTx +3.3V Transmitter Power Supply  30 VCC1 +3.3V Power Supply  31 LVTTL-I LPMode Low Power Mode²  32 GND Module Ground¹  33 CML-I Tx3+ Transmitter non-inverted data input	19		GND	Module Ground <sup>1</sup>	
22 CML-O RX2+ Receiver non-inverted data output  23 GND Module Ground¹  24 CML-O RX4- Receiver inverted data output  25 CML-O RX4+ Receiver non-inverted data output  26 GND Module Ground¹  27 LVTTL-O ModPrsL Module Present, internal pulled down to GND  28 LVTTL-O IntL Interrupt output, should be pulled up on host board²  29 VCCTx +3.3V Transmitter Power Supply  30 VCC1 +3.3V Power Supply  31 LVTTL-I LPMode Low Power Mode²  32 GND Module Ground¹  33 CML-I TX3+ Transmitter non-inverted data input	20		GND	Module Ground <sup>1</sup>	
GND Module Ground¹  24 CML-O RX4- Receiver inverted data output  25 CML-O RX4+ Receiver non-inverted data output  26 GND Module Ground¹  27 LVTTL-O ModPrsL Module Present, internal pulled down to GND  28 LVTTL-O IntL Interrupt output, should be pulled up on host board²  29 VCCTx +3.3V Transmitter Power Supply  30 VCC1 +3.3V Power Supply  31 LVTTL-I LPMode Low Power Mode²  32 GND Module Ground¹  33 CML-I Tx3+ Transmitter non-inverted data input	21	CML-O	RX2-	Receiver inverted data output	
24 CML-O RX4- Receiver inverted data output 25 CML-O RX4+ Receiver non-inverted data output 26 GND Module Ground¹ 27 LVTTL-O ModPrsL Module Present, internal pulled down to GND 28 LVTTL-O IntL Interrupt output, should be pulled up on host board² 29 VCCTx +3.3V Transmitter Power Supply 30 VCC1 +3.3V Power Supply 31 LVTTL-I LPMode Low Power Mode² 32 GND Module Ground¹ 33 CML-I TX3+ Transmitter non-inverted data input	22	CML-O	RX2+	Receiver non-inverted data output	
25 CML-O RX4+ Receiver non-inverted data output  26 GND Module Ground¹  27 LVTTL-O ModPrsL Module Present, internal pulled down to GND  28 LVTTL-O IntL Interrupt output, should be pulled up on host board²  29 VCCTx +3.3V Transmitter Power Supply  30 VCC1 +3.3V Power Supply  31 LVTTL-I LPMode Low Power Mode²  32 GND Module Ground¹  33 CML-I Tx3+ Transmitter non-inverted data input	23		GND	Module Ground <sup>1</sup>	
GND Module Ground¹  LVTTL-O ModPrsL Module Present, internal pulled down to GND  LVTTL-O IntL Interrupt output, should be pulled up on host board²  VCCTx +3.3V Transmitter Power Supply  VCC1 +3.3V Power Supply  LVTTL-I LPMode Low Power Mode²  GND Module Ground¹  CML-I Tx3+ Transmitter non-inverted data input	24	CML-O	RX4-	Receiver inverted data output	
27 LVTTL-O ModPrsL Module Present, internal pulled down to GND  28 LVTTL-O IntL Interrupt output, should be pulled up on host board <sup>2</sup> 29 VCCTx +3.3V Transmitter Power Supply  30 VCC1 +3.3V Power Supply  31 LVTTL-I LPMode Low Power Mode <sup>2</sup> 32 GND Module Ground <sup>1</sup> 33 CML-I Tx3+ Transmitter non-inverted data input	25	CML-O	RX4+	Receiver non-inverted data output	
28 LVTTL-O IntL Interrupt output, should be pulled up on host board <sup>2</sup> 29 VCCTx +3.3V Transmitter Power Supply  30 VCC1 +3.3V Power Supply  31 LVTTL-I LPMode Low Power Mode <sup>2</sup> 32 GND Module Ground <sup>1</sup> 33 CML-I Tx3+ Transmitter non-inverted data input	26		GND	Module Ground <sup>1</sup>	
VCCTx +3.3V Transmitter Power Supply  VCC1 +3.3V Power Supply  LVTTL-I LPMode Low Power Mode <sup>2</sup> GND Module Ground <sup>1</sup> CML-I Tx3+ Transmitter non-inverted data input	27	LVTTL-O	ModPrsL	Module Present, internal pulled down to GND	
30 VCC1 +3.3V Power Supply  31 LVTTL-I LPMode Low Power Mode <sup>2</sup> 32 GND Module Ground <sup>1</sup> 33 CML-I Tx3+ Transmitter non-inverted data input	28	LVTTL-O	IntL	Interrupt output, should be pulled up on host board <sup>2</sup>	
31 LVTTL-I LPMode Low Power Mode <sup>2</sup> 32 GND Module Ground <sup>1</sup> 33 CML-I Tx3+ Transmitter non-inverted data input	29		VCCTx	+3.3V Transmitter Power Supply	
32 GND Module Ground <sup>1</sup> 33 CML-I Tx3+ Transmitter non-inverted data input	30		VCC1	+3.3V Power Supply	
33 CML-I Tx3+ Transmitter non-inverted data input	31	LVTTL-I	LPMode	Low Power Mode <sup>2</sup>	
	32		GND	Module Ground <sup>1</sup>	
34 CML-I Tx3- Transmitter inverted data input	33	CML-I	Tx3+	Transmitter non-inverted data input	
	34	CML-I	Tx3-	Transmitter inverted data input	
35 GND Module Ground <sup>1</sup>	35		GND	Module Ground <sup>1</sup>	





Pin	Logic	Symbol	Name/Description	
36	CML-I	Tx1+	Transmitter non-inverted data input	
37	CML-I	Tx1-	Transmitter inverted data input	
38		GND	Module Ground <sup>1</sup>	

#### Note:

- 1. Module circuit ground is isolated from module chassis ground within the module.
- 2. Open collector should be pulled up with 4.7K to 10K ohms on host board to a voltage between 3.15V and 3.6V.




Figure 2. Electrical Pin-out Details

#### ModSelL Pin

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

## ResetL Pin

Reset. LPMode\_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length (t\_Reset\_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t\_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t\_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data\_Not\_Ready bit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

# LPMode Pin

FIBERSTAMP QSFP28 modules operate in the low power mode (less than 1.5 W power consumption). This pin active high will decrease power consumption to less than 1W.







#### ModPrsL Pin

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted "Low" when the module is inserted and deasserted "High" when the module is physically absent from the host connector.

#### IntL Pin

IntL is an output pin. When "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

#### **Power Supply Filtering**

The host board should use the power supply filtering shown in Figure 3.





Figure 3. Host Board Power Supply Filtering

# **Optical Interface Lanes and Assignment**

The optical interface port is a male MPO connector .The four fiber positions on the left as shown in Figure 4, with the key up, are used for the optical transmit signals (Channel 1 through 4). The fiber positions on the right are used for the optical receive signals (Channel 4 through 1). The central four fibers are physically present.



Transmit Channels: 1 2 3 4

Unused positions: x x x x

Receive Channels: 4 3 2 1

Figure 4. Optical Receptacle and Channel Orientation







# DIAGNOSTIC MONITORING INTERFACE (OPTIONAL)

Digital diagnostics monitoring function is available on all FIBERSTAMP QSFP28 transceivers. A 2-wire serial interface provides user to contact with module.

The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function.

The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted, the host can read out the flag field to determine the affected channel and type of flag.




Figure 5. QSFP28 Memory Map

Byte Address	Description	Туре
0	Identifier (1 Byte)	Read Only
1-2	Status (2 Bytes)	Read Only
3-21	Interrupt Flags (31 Bytes)	Read Only
22-33	Module Monitors (12 Bytes)	Read Only
34-81	Channel Monitors (48 Bytes)	Read Only
82-85	Reserved (4 Bytes)	Read Only
86-97	Control (12 Bytes)	Read/Write
98-99	Reserved (2 Bytes)	Read/Write
100-106	Module and Channel Masks (7 Bytes)	Read/Write
107-118	Reserved (12 Bytes)	Read/Write
119-122	Reserved (4 Bytes)	Read/Write
123-126	Reserved (4 Bytes)	Read/Write
127	Page Select Byte	Read/Write

Figure 6. Low Memory Map







Byte Address	Description	Туре
128-175	Module Thresholds (48 Bytes)	Read Only
176-223	Reserved (48 Bytes)	Read Only
224-225	Reserved (2 Bytes)	Read Only
226-239	Reserved (14 Bytes)	Read/Write
240-241	Channel Controls (2 Bytes)	Read/Write
242-253	Reserved (12 Bytes)	Read/Write
254-255	Reserved (2 Bytes)	Read/Write

Figure 7. Page 03 Memory Map

Address	Name	Description
128	Identifier (1 Byte)	Identifier Type of serial transceiver
129	Ext. Identifier (1 Byte)	Extended identifier of serial transceiver
130	Connector (1 Byte)	Code for connector type
131-138	Transceiver (8 Bytes)	Code for electronic compatibility or optical compatibility
139	Encoding (1 Byte)	Code for serial encoding algorithm
140	BR, nominal (1 Byte)	Nominal bit rate, units of 100 Mbits/s
141	Extended RateSelect Compliance (1 Byte)	Tags for Extended RateSelect compliance
142	Length SMF (1 Byte)	Link length supported for SM fiber in km
143	Length E-50 μm (1 Byte)	Link length supported for EBW 50/125 µm fiber, units of 2 m
144	Length 50 μm (1 Byte)	Link length supported for 50/125 µm fiber, units of 1 m
145	Length 62.5 μm (1 Byte)	Link length supported for 62.5/125µm fiber, units of 1 m
146	Length copper (1 Byte)	Link length supported for copper, units of 1 m
147	Device Tech (1 Byte)	Device technology
148-163	Vendor name (16 Bytes)	QSFP vendor name (ASCII)
164	Extended Transceiver (1 Byte)	Extended Transceiver Codes for InfiniBand <sup>†</sup>
165-167	Vendor OUI (3 Bytes)	QSFP vendor IEEE vendor company ID
168-183	Vendor PN (16 Bytes)	Part number provided by QSFP vendor (ASCII)
184-185	Vendor rev (2 Bytes)	Revision level for part number provided by vendor (ASCII)
186-187	Wavelength (2 Bytes)	Nominal laser wavelength (Wavelength = value / 20 in nm)
188-189	Wavelength Tolerance (2 Bytes)	Guaranteed range of laser wavelength (+/- value) from Nominal wavelength (Wavelength Tol. = value / 200 in nm)
190	Max Case Temp (1 Byte)	Maximum Case Temperature in Degrees C
191	CC_BASE (1 Byte)	Check code for Base ID fields (addresses 128-190)
192-195	Options (4 Bytes)	Rate Select, TX Disable, TX Fault, LOS
196-211	Vendor SN (16 Bytes)	Serial number provided by vendor (ASCII)
212-219	Date code (8 Bytes)	Vendor's manufacturing date code
220	Diagnostic Monitoring Type (1 Byte)	Indicates which type of diagnostic monitoring is implemented
221	Enhanced Options (1 Byte)	Indicates which optional enhanced features are implemented
222	Reserved (1 Byte)	Reserved
223	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)
224-255	Vendor Specific (32 Bytes)	Vendor Specific EEPROM

Figure 8. Page 00 Memory Map

Page02 is User EEPROM and its format decided by user.

The detail description of low memory and Page 00. Page 03 upper memory please see SFF-8436 document.

# Timing for Soft Control and Status Functions

Parameter	Symbol	Max	Unit	Conditions				
Initialization Time	t init	2000	1000	Time from power on <sup>1</sup> , hot plug or rising edge of				
Initialization Time	t_init	2000	2000 ms	Reset until the module is fully functional <sup>2</sup>				
Danak kait Assaul Timas	1 1 ::::1							A Reset is generated by a low level longer than the
Reset Init Assert Time	t_reset_init	2	2 µs	minimum reset pulse time present on the ResetL pin.				
Serial Bus Hardware	1					Time from power on <sup>1</sup> until module responds to data		
Ready Time	t_serial	2000	ms	transmission over the 2-wire serial bus				





Parameter	Symbol	Max	Unit	Conditions
Marila Dala Dara I Timo		0000		Time from power on <sup>1</sup> to data not ready, bit 0 of Byte
Monitor Data Ready Time	t_data	2000	ms	2, deasserted and IntL asserted
Dood Assert Times	4	2000		Time from rising edge on the ResetL pin until the
Reset Assert Time	t_reset	2000	ms	module is fully functional <sup>2</sup>
				Time from assertion of LPMode (V <sub>in</sub> : LPMode=V <sub>IH</sub> )
LPMode Assert Time	ton_LPMode	100	μs	until module power consumption enters lower Power
				Level
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL
IIIL 7 GSGIT IIITIC	1011_11111	200	1113	until V <sub>out</sub> : IntL=V <sub>OL</sub>
				Time from clear on read <sup>3</sup> operation of associated
IntL Deassert Time	toff_IntL	500	μs	flag until $V_{\text{out}}$ : IntL= $V_{\text{OH}}$ . This includes deassert times
				for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set and IntL
100 200 7 100011 11110	1011_100		1113	asserted
Tx Fault Assert Time	ton_Txfault	200	ms	Time from Tx Fault state to Tx Fault bit set and IntL
				asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to
			-	associated flag bit set and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set4 until associated IntL assertion
	_			is inhibited
Mask Deassert Time	toff_mask	100	ms	Time from mask bit cleared <sup>4</sup> until associated IntlL
				operation resumes
				Time from assertion of ModSelL until module
ModSelL Assert Time	ton_ModSelL	100	μs	responds to data transmission over the 2-wire serial
				bus
				Time from deassertion of ModSelL until the module
ModSelL Deassert Time	toff_ModSelL	100	μs	does not respond to data transmission over the
				2-wire serial bus
Power_over-ride or	ton_Pdown	100	ms	Time from P_Down bit set <sup>4</sup> until module power
Power-set Assert Time				consumption enters lower Power Level
Power_over-ride or	toff_Pdown	300	ms	Time from P_Down bit cleared <sup>4</sup> until the module is
Power-set Deassert Time				fully functional <sup>3</sup>

#### Note:

- 1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified value.
- 2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 deasserted.
- 3. Measured from falling clock edge after stop bit of read transaction.
- 4. Measured from falling clock edge after stop bit of write transaction.





#### **Mechanical Dimensions**




Figure 9. Mechanical Specifications

## **Regulatory Compliance**

FIBERSTAMP FEG-100S4M10TR transceivers are Class 1 Laser Products. They meet the requirements of the following standards.

Feature	Standard
Laser Safety	IEC 60825-1:2014 (3 <sup>rd</sup> Edition)
	IEC 60825-2:2004/AMD2:2010
	EN 60825-1-2014
	EN 60825-2:2004+A1+A2
Electrical Safety	EN 62368-1: 2014
	IEC 62368-1:2014
	UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
CE EMC	EN55032: 2015
	EN55035: 2017
	EN61000-3-2:2014
	EN61000-3-3:2013
FCC	FCC Part 15, Subpart B
	ANSI C63.4-2014

#### References

- 1. QSFP28 MSA
- 2. Ethernet 100GBASE-SR4 IEEE802.3bm

## **Ordering Information**

Part Number	Product Description
FEG-100S4M10TR	QSFP28 SR4 hardened TRx, 103.125Gb/s, 850nm, 100m, MMF, MTP/MPO







# **ACAUTION:**

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

#### **Important Notice**

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by FIBERSTAMP before they become applicable to any particular order or contract. In accordance with the FIBERSTAMP policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of FIBERSTAMP or others. Further details are available from any FIBERSTAMP sales representative.