

FIBERSTAMP 100G SFP112 SR1 Optical Transceiver
FSS-SPO101-SR1C

Features

- ◆ Full-duplex transceiver modules
- ◆ 53.125GBd PAM4 transmitter and PAM4 receiver
- ◆ 850nm VCSEL and PIN receiver
- ◆ Internal DSP on both receiver and transmitter channels
- ◆ Power consumption <2.1W
- ◆ Hot Pluggable SFP112 form factor
- ◆ Compliant with SFF-DD MSA,CMIS
- ◆ Up to 100m transmission distance on OM4/OM5 MMF with FEC
- ◆ Duplex LC/APC connector
- ◆ Built-in digital diagnostic functions
- ◆ Operating case temperature: 0°C to +70°C
- ◆ +3.3V power supply
- ◆ RoHS 6 compliant(lead free)



Applications

- ◆ IEEE 802.3db 100GBASE-SR1

Description

The FIBERSTAMP Technologies 100G SFP112 SR1 is a single-Channel, Pluggable, Fiber-Optic SFP112 for 53.125GBd PAM4 Ethernet Applications. It is a high performance module for short-range data communication and interconnect applications which operate at 106.25Gbps up to 100 m using OM4 fiber or 100 m using OM5 fiber. This module is designed to operate over multimode fiber systems using a nominal wavelength of 850nm. The electrical interface uses a 20 contact edge type connector. The optical interface uses duplex LC/APC receptacle. This module incorporates FIBERSTAMP Technologies proven circuit and VCSEL technology to provide reliable long life, high performance, and consistent service.

Block Diagram




Figure1. Module Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
Supply Voltage	Vcc	-0.3	3.6	V
Input Voltage	Vin	-0.3	Vcc+0.3	V
Storage Temperature	Tst	-20	85	°C
Case Operating Temperature	Top	0	70	°C
Humidity(non-condensing)	Rh	5	95	%

Recommended Operating Conditions

Parameter	Symbol	Min.	Typical	Max.	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Operating Case temperature	Tca	0		70	°C
Data Rate Per Lane	fd		53.125		GBd
Humidity	Rh	5		85	%
Power Dissipation	Pm			2.1	W

Electrical Specifications

Parameter	Symbol	Min.	Typical	Max.	Unit
Differential input impedance	Zin	90	100	110	ohm
Differential Output impedance	Zout	90	100	110	ohm
Differential input voltage Amplitude ¹	ΔVin	400		1600	mVp-p
Differential output voltage Amplitude ²	ΔVout	-		900	mVp-p
Skew	Sw			300	ps
Bit Error Rate	BER			2.4E-4	-
Input Logic Level High	VIH	2.0		Vcc+0.3	V
Input Logic Level Low	VIL	-0.3		0.8	V
Output Logic Level High	IOH	-50		37.5	uA
Output Logic Level Low	VOL	-0.3		0.4	V
Near-end Eye Linearity		0.85			-

Note:

1. Differential input voltage amplitude is measured between TD+ and TD-.
2. Differential output voltage amplitude is measured between RD+ and RD-.

Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Transmitter						
Centre Wavelength	λc	844	850	863	nm	-
RMS spectral width	Δλ	-	-	0.6	nm	-
Average launch power	Pout	-4.6	-	4	dBm	-
Optical Modulation Amplitude (OMAouter)	OMA	-2.6		3.5	dBm	-



Transmitter and dispersion eye closure for PAM4(TDECQ)	TDECQ			4.4	dB	
Extinction Ratio	ER	2.5	-	-	dB	-
Average launch power of OFF transmitter				-30	dB	-
Receiver						
Centre Wavelength	λ_c	842	850	948	nm	-
Receiver Sensitivity in OMAout for $TECQ \leq 1.8$ dB for $1.8 < TECQ \leq 4.4$ dB	RXsen			-4.6 -6.4+TECQ	dBm	1
Stressed Receiver Sensitivity in OMAout	SRS			-3.4	dBm	2
Maximum Average power at receiver				4	dBm	-
Minimum Average power at receiver		-6.4			dBm	
Receiver Reflectance				-15	dB	-
LOS Assert	LOSA	-10.5		-8.5	dBm	-
LOS De-Assert – OMA	LOSD			-6.5	dBm	-
LOS Hysteresis	LOSH	0.5			dB	-

Note:

1. Measured with conformance test signal at TP3 for BER = 2.4E-4 Per-FEC
2. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

Diagnostics Specification

Parameter	Range	Unit	Accuracy	Calibration
Temperature	0 to +70	°C	±3°C	Internal
Voltage	3.0 to 3.6	V	±3%	Internal
Bias Current	0 to 15	mA	±10%	Internal
TX Power	-4.6 to +4	dBm	±3dB	Internal
RX Power	-6.4 to +4	dBm	±3dB	Internal

Digital Diagnostic Monitoring Interface

The transceivers provide serial ID memory contents and diagnostic information about the present operating conditions by the 2-wire serial interface (SCL, SDA).

The diagnostic information with internal calibration or external calibration all are implemented, including received power monitoring, transmitted power monitoring, bias current monitoring, supply voltage monitoring and temperature monitoring.

Memory Structure and Mapping

This limits the management memory that can be directly accessed by the host to 256 bytes, which is divided in Lower Memory (addresses 00h through 7Fh) and Upper Memory (addresses 80h through FFh).

A larger addressable management memory is required for all but the most basic modules. This is supported by a structure of 128-byte pages, together with a mechanism for dynamically mapping any of the 128-byte pages from a larger internal management memory space into Upper Memory the host addressable space.

The addressing structure of the additional internal management memory is shown in Figure 4 The management memory inside the module is arranged as a unique and always host accessible address space of 128 bytes (Lower Memory) and as multiple upper address subspaces of 128 bytes each (Pages), only one of which is selected as host visible in Upper Memory. A second level of Page selection is possible for Pages for which several instances exist (e.g.



where a bank of pages with the same Page number exists).

This structure supports a flat 256 byte memory for passive copper modules and permits timely access to addresses in the Lower Memory, e.g. Flags and Monitors. Less time critical entries, e.g. serial ID information and threshold settings, are available with the Page Select function in the Lower Page. For more complex modules which require a larger amount of management memory the host needs to use dynamic mapping of the various Pages into the host addressable Upper Memory address space, whenever needed.

Note: The management memory map has been designed largely after the QSFP memory map. This memory map has been changed in order to accommodate 1 electrical lanes and to limit the required memory space. The single address approach is used as found in QSFP. Paging is used in order to enable time critical interactions between host and module.


Supported Pages

A basic 256 byte subset of the Management Memory Map is mandatory for all CMIS compliant devices. Other parts are only available for paged memory modules, or when advertised by the module. See CMIS V4.0 for details regarding the advertisement of supported management memory spaces.

In particular, support of the Lower Memory and of Page 00h is required for all modules, including passive copper cables. These pages are therefore always implemented. Additional support for Pages 01h, 02h and bank 0 of Pages 10h and 11h is required for all paged memory modules.

Bank 0 of pages 10h-1Fh, provides lane-specific registers for the first 1 lanes, and each additional bank provides support for additional 1 lanes. Note, however, that the allocation of information over the banks may be page specific and may not to be related to grouping data for 1 lanes.

The structure allows address space expansion for certain types of modules by allocating additional Pages. Moreover, additional banks of pages.






Figure 2. SFP112 Memory Map

Pin Definitions




Figure 3. Pin View

Pin Descriptions

PIN	Logic	Symbol	Name / Description	Note
1		GND	Module Transmitter Ground	1
2	LVTTL-O	TxFault/IntL	Module Transmitter Fault (Default setting indicates TxFault, but optionally can be configured as IntL through CMIS.)	2
3	LVTTL-I	TxDisable	Transmitter Disable; Turns off transmitter laser output	
4	LVTTL-I/O	SDA	2-Wire Serial Interface Data Line	2
5	LVTTL-I	SCL	2-Wire Serial Interface Clock	2
6		Mod_ABS	Module Definition, Grounded in the module	
7	LVTTL-I	Speed1	Receiver Rate Select	
8	LVTTL-O	RX_LOS	Receiver Loss of Signal Indication Active LOW	
9	LVTTL-I	Speed2	Transmitter Rate Select (not used)	
10		GND	Module Receiver Ground	1
11		GND	Module Receiver Ground	1
12	CML-O	RD-	Receiver Inverted Data Output	
13	CML-O	RD+	Receiver Data Output	
14		GND	Module Receiver Ground	1
15		VccR	Module Receiver 3.3 V Supply	
16		VccT	Module Receiver 3.3 V Supply	
17		GND	Module Transmitter Ground	1
18	CML-I	TD+	Transmitter Non-Inverted Data Input	
19	CML-I	TD-	Transmitter Inverted Data Input	
20		GND	Module Transmitter Ground	1



Notes:

1. Module ground pins GND are isolated from the module case.
be pulled up with 4.7K-10Kohms to a voltage between 3.15V and 3.45V on the host board.
2. Shall

Recommended Host Board Power Supply Filtering




Figure 4. Host Board Power Supply Filtering

Recommended Interface Circuit





Figure5. Recommended Interface Circuit

Mechanical Dimensions



Regulatory Compliance

FIBERSTAMP FSS-SPO101-SR1C transceivers are Class 1 Laser Products. They meet the requirements of the following standards:

Feature	Standard
Laser Safety	IEC 60825-1:2014 (3 rd Edition) IEC 60825-2:2004/AMD2:2010 EN 60825-1:2014 EN 60825-2:2004+A1+A2
Electrical Safety	EN 62368-1: 2014 IEC 62368-1:2014 UL 62368-1:2014
Environmental protection	Directive 2011/65/EU with amendment(EU)2015/863
CE EMC	EN55032: 2015 EN55035: 2017 EN61000-3-2:2014 EN61000-3-3:2013
FCC	FCC Part 15, Subpart B ANSI C63.4-2014

References

- 1. SFP112 MSA
- 2. CMIS
- 3. IEEE802.3db 100GBASE-SR1

CAUTION:

Use of controls or adjustment or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Ordering information

Part Number	Product Description
FSS-SPO101-SR1C	SFP112 SR1, 53.125GBd PAM4, 850nm, OM4, MMF 100m, DDM, 0°C ~ +70°C

Important Notice

Performance figures,data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by FIBERSTAMP before they become applicable to any particular order or contract. In accordance with the FIBERSTAMP policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of FIBERSTAMP or others. Further details are available from any FIBERSTAMP sales representative.

E-mail: sales@fiberstamp.com
Official Site: www.fiberstamp.com

Revision History

Revision	Date	Description
V0	Aug-02-2024	Advance Release.